A Practical Method to Model Effective Permittivity and Phase Delay Due to Conductor Surface Roughness

JAN 31-FEB 2, 2017

Bert Simonovich, Lamsim Enterprises Inc.







Speaker



Bert Simonovich

Signal Integrity - Backplane Consultant, Lamsim Enterprises Inc. Isimonovich@lamsimenterprises.com | Lamsimenterprises.com | @Lamsim1

Lambert (Bert) Simonovich graduated in 1976 from Mohawk College of Applied Arts and Technology, Hamilton, Ontario Canada, as an Electronic Engineering Technologist. Over a 32-year career, working at Bell Northern Research/Nortel, in Ottawa, Canada, he helped pioneer several advanced technology solutions into products. He has held a variety of engineering, research and development positions, eventually specializing in high-speed signal integrity and backplane architectures. After leaving Nortel in 2009, he founded Lamsim Enterprises Inc., where he continues to provide innovative signal integrity and backplane solutions as a consultant. He has also authored and coauthored several publications, which are posted on his web site at www.lamsimenterprises.com. His current research interests include: high-speed signal integrity, modeling and characterization of high-speed serial link architectures.





Acknowledgements

Dr. Alexandre Guterman

Dr. Eric Bogatin





Modeling Issue



Modeling transmission lines from data sheet parameters:

- \Rightarrow Discrepancy in D_{keff}
 - \Rightarrow Inaccuracy in simulated IL





Modeling Issue



Accuracy of IL greatly improved when measured D_{keff} is used:







Study by Al Horne et al [3]

Frequency (GHz)



Chart reference [3]



JAN 31-FEB 2, 2017





As roughness profile increases:

- Effective separation decreases
- E-field strength increases
- Capacitance increases
- D_{keff} increases
- Phase Delay increases



Motivation

Develop a method to accurately predict D_{keff} and phase delay due to conductor surface roughness profile, as published in manufacturers' data sheets, without relying on measured data for curve fitting





Outline

- Background
- Gauss' Law
- Parallel Plate Capacitor
- Conductor Roughness
- Modeling D_{keff} Due to Roughness
- Validating the Model
- Case Studies



Permittivity

Ability of a dielectric material to store electrical energy in an electric field

In PCB industry:

- Relative permittivity (ε_r) <=> Dielectric Constant (D_k)
- Effective permittivity (ε_{reff}) <=> D_{keff}





Effective D_k

Wadell [6] defines D_{keff} as the ratio of the actual structure's capacitance to the capacitance when the dielectric is replaced by air.

$$D_{keff} = rac{C_{actual}}{C_{air}}$$





Phase Delay



Phase delay a.k.a. time delay (*TD*) in seconds can be derived from the transmission phase angle [2]*

$$TD(f) = -1 \left[\frac{unwrap(phase(S21))}{360 \times freq} \right]$$

* Keysight ADS [15] equation syntax.

Simulated with Keysight ADS [15]



JAN 31-FEB 2, 2017

¹² UBM

Effective Dielectric Constant (D_{keff})



TD can be used to determine D_{keff}

$$D_{keff}(f) = \left(TD(f)\frac{c}{Length}\right)^2$$

Simulated with Keysight ADS [15]



Application of Gauss's Law







Gauss's Law



$$E_0 = \frac{\text{Surface Charge Density}}{\text{Permittivity Free Space}} = \frac{\sigma}{\varepsilon_0}$$

Relates the distribution of electric charge to resulting e-field

Can be used to determine the e-field between two oppositely charged parallel plates



Dipoles in Dielectric Material in the Absence of E-field



Dielectric materials are insulators often composed of polar molecules

Look electrically like small dipoles that line up randomly





Polarization of Dipoles in Presence of E-field



E-field of the dipoles (E_D) opposes e-field in free space (E_0) to yield a net e-field intensity (E)

17

$$E = E_0 - E_D$$





E-field Intensity in Presence of Dielectric



Insertion of dielectric material reduces the efield intensity inversely proportional to D_k

18

$$E = \frac{\sigma}{D_k \varepsilon_0}$$





E-field vs Parallel Plate Separation



Electric field intensity can also be expressed as the ratio of volts to distance between two plates

19

$$E = \frac{V}{H}$$





E-field Intensity vs Parallel Plate Separation





Parallel Plate Capacitor







Parallel Plate Capacitor



Any structure capable of storing an electric charge is called a capacitor

$$C = \frac{Q}{V} = \frac{D_k \varepsilon_0 A}{H}$$



E-field Intensity vs Parallel Plate Capacitor





Conductor Roughness







Copper Foil Manufacturing Processes



Electro-deposited (ED)



Smoother

Lower Cost





JAN 31-FEB 2, 2017



Rolled Copper Foil Fabrication Process



Copper bar fed through a series of progressively smaller rollers to achieve final thickness

26

UBM

Roller smoothness determines final smoothness of foil





JAN 31-FEB 2, 2017

Electrodeposited Copper Foil Fabrication Process



Drum speed controls foil thickness

Matte side always rougher than drum side

27





Electro-deposited Copper Foil Nodulation Treatment



Matte Side Untreated

Matte Side Treated

28





Profilometers Used to Measure Surface Roughness



- ✓ Provides 2D Scan Profile
- ✓ Slow
- ✓ Less reliable
- ✓ Less accurate



✓ Provides 3D Scan Profile

29

- ✓ Faster
- ✓ More reliable
- ✓ More accurate





Roughness Parameters



Average
$$(R_a)$$

$$R_a = \frac{1}{N} \sum_{i=1}^{N} |Y_i|$$

10-point Mean (R_z)

$$R_{z} = \frac{1}{5} \sum_{i=1}^{5} |Y_{Pi}| + \frac{1}{5} \sum_{i=1}^{5} |Y_{Vi}|$$



JAN 31-FEB 2, 2017

³⁰ UBM

Modeling D_{keff} Due to Roughness





JAN 31-FEB 2, 2017



Rogers LCP Roughness Study [3]



Rogers LCP Roughness Study [3]



As thickness of the dielectric increased D_{keff} decreased

The rougher copper profile the higher D_{keff} for the same dielectric thickness

✓ Supports theory that higher roughness profile adds excess capacitance thereby increasing D_{keff} due to reduced separation between plates

* LCP = Liquid Crystal Polymer



Clamped Stripline Resonator Test Method [8]



IPC-TM-650 test method used to rapidly test dielectric material for permittivity and loss tangent in a production environment

IPC-TM-650 - Section 2.5.5.5 - Rev C - Test Fixture [8]



Issues:



Side View (Clamped) N.T.S.

Since resonant element pattern card & material U.T. not physically bonded together => small air gaps between various layers & conductor roughness affects published results

Published D_k not same as D_{keff} due to roughness

35

UBM

IPC-TM-650 - Section 2.5.5.5 - Rev C - Test Fixture [8]





$D_{ke\!f\!f}$ Due to Roughness Model





JAN 31-FEB 2, 2017

Model Validation*



Validating the Model with Rogers Study [3]



1. Tuning
$$R_z$$
 equal to 6.1 μ m at 4 mil dielectric height

- 2. Use same value for the other dielectric heights
- Excellent correlation to measured D_{keff}

38





FR408HR/RTF Case Study [10]







CMP-28 Test Platform



Features:

- FR408HR material with reverse-treated foil (RTF)
- Assembled with 2.92mm (CMP-28) or 2.4mm (CMP-32) connectors
- 3D EM benchmark structures
 - Loss structures for material extraction
 - Resonators for measurement correspondence
 - Multi-impedance structures for VNA time transform analysis

Applications:

- 3D-EM and measurement assistance for the SI practitioner
 - Vias
 - Multimode Analysis
 - Meshing Analysis Structure
 - Advanced Material Extraction and Loss Modeling
- THRU Calibration, T-matrix de- embedding
- Advanced Crosstalk analysis
- TRL/LRM Calibration Verification/Benchmark

Photo courtesy Wild River Technology [11]





JAN 31-FEB 2, 2017

Measure and De-embed for Generalized Modal S-parameters (GMS)



quency,[GHz]:

Magnitude(S),[dB]:

Photo courtesy Anritsu [19]





Simulated with Simbeor SW [14]

NONE,[]

FPS: 20

41

FR408HR/RTF Data Sheet & Test Board Design Parameters



Parameter	FR408HR/RTF
D_k Core/Prepreg @ f_o	3.65/3.59 @10GHz
D_f Core/Prepreg @ f_o	0.0094/0.0095 @ 10GHz
R_z Drum side	3.048 μm
R_z Before Micro-etch-Matte side	5.715 μm
R_z After 50 μ in (1.27 μ m) Micro-etch treatment -	
Matte side	4.445 μm
Trace Thickness, t	1.25 mils (31.73 μm)
Trace Etch Factor	60 deg taper
Trace Width, w	11 mils (279.20 μm)
Core thickness, H1	12 mils (304.60 μ m)
Prepreg thickness, H2	10.6 mils (269.00 μ m)
De-embedded trace length	6.00 in (15.24 cm)



Determine D_{keff} Due to Roughness Core/Prepreg



$$D_{keff_prepreg} = \frac{H_{smooth}}{(H_{smooth} - 2R_z)} \times D_{k_prepreg} = \frac{269\,\mu m}{(269\,\mu m - 2 \times 4.445\,\mu m)} \times 3.59 = 3.713$$
$$D_{keff_core} = \frac{H_{smooth}}{(H_{smooth} - 2R_z)} \times D_{k_core} = \frac{304.6\,\mu m}{(304.6\,\mu m - 2 \times 3.048\,\mu m)} \times 3.65 = 3.725$$



Determine Dielectric Loss



 ✓ Set Conductivity Cu to 5.8E17 S/m (lossless)

✓ Svensson/Djordjevic
Causal loss model

44

UBM



Keysight ADS – [6]



Determine Smooth Conductor Insertion Loss







✓ Set Conductivity
5.8E7 s/m

Keysight ADS – [6]



Determine Matte & Drum Correction Factors [10]





Total IL Due to Surface Roughness

$$IL_{total}(f) = IL_{diel}(f) + 0.5(K_{SR_matte}(f) + K_{SR_drum}(f)))IL_{conductor}(f)$$



Simulated with Keysight ADS [6]



JAN 31-FEB 2, 2017

FR408HR Simulation Results for D_{keff}



Simulated with Keysight ADS [6]



JAN 31-FEB 2, 2017

FR408HR Simulation Results for IL & Phase Delay



Data Sheet Values

 D_{keff} Roughness Model

UBM

49

Simulated with Keysight ADS [6]



JAN 31-FEB 2, 2017

N4000-13ep/VLP Case Study [9]







N4000-13ep/VLP Data Sheet & Test Board Design Parameters



Parameter	N4000-13EP/VLP
D _k Core/Prepreg	3.83/3.72 @10GHz
D _f Core/Prepreg	0.0085/0.0085 @ 10GHz
R _z Matte side	2.50 μm
R _a Drum w/ Micro-etch	1.44 μm
Trace Thickness, t	15.23 μm
Trace Etch Factor	2:1 (60 deg taper)
Trace Width, w	9.9 mils (251 μm)
Core thickness, H_I	9.8 mils (249 μm)
Prepreg thickness, H_2	9.09 mils (231 μm)
GMS trace length	4 in (10.15cm)



N4000-13ep Simulation Results for D_{keff}



Simulated with Keysight ADS [6]



JAN 31-FEB 2, 2017

N4000-13ep Simulation Results for IL & Phase Delay



Data Sheet Values

 D_{keff} Roughness Model

Simulated with Keysight ADS [6]



JAN 31-FEB 2, 2017

Summary and Conclusions

1. Analysis supports the theory that surface roughness profile decreases the separation between the reference plane(s) and conductor, thereby increasing the e-field strength, resulting in additional distributed capacitance, which accounts for increased D_{keff} and phase delay as summarized by:

$$\frac{E_{rough}}{E_{smooth}} = \frac{H_{smooth}}{H_{rough}} = \frac{C_{rough}}{C_{smooth}} = \frac{D_{keff_rough}}{D_{keff_smooth}} = \frac{TD_{rough}}{TD_{smooth}}$$

2. By using an effective D_k due to roughness derived from Gauss' Law for parallel plate capacitors instead of published D_k values from data sheets yields excellent results when compared to measured data without curve fitting.





References

- [1] E. Bogatin, "Signal Integrity Simplified", Prentice Hall PTR, 2004.
- [2] Huray, P. G. (2009) "The Foundations of Signal Integrity", John Wiley & Sons, Inc., Hoboken, NJ, USA., 2009
- [3] A. F. Horn, J. W. Reynolds and J. C. Rautio, "Conductor profile effects on the propagation constant of microstrip transmission lines," Microwave Symposium Digest (MTT), 2010 IEEE MTT-S International, Anaheim, CA, 2010, pp. 1-1.doi: 10.1109/MWSYM.2010.5517477
- [4] E. Bogatin, D. DeGroot, P.G. Huray, Y.Shlepnev, "Which one is better? Comparing Options to Describe Frequency Dependent Losses," DesignCon 2013, vol. 1, 2013, pp. 469-494
- [5] P. E. Tippens, "Applied Physics", McGraw-Hill Inc., 1973.
- [6] Brian C Wadell, Transmission Line Design Handbook, Artech House, Inc., 1991.
- [7] G. Oliver, J. Weldon, C. Nwachukwu, J. Andresakis, J. Coonrod, D. L. Wynants Sr., D. DeGroot, "Round Robin of High-Frequency Test Methods by IPC-D24C Task Group (Part 1)", The PCB Magazine, July 2016
- [8] IPC-TM-650, 2.5.5.5, Rev C, Test Methods Manual, "Stripline Test for Permittivity and Loss Tangent (Dielectric Constant and Dissipation Factor) at X-Band", 1998
- [9] B.Simonovich, "Practical Method for Modeling Conductor Surface Roughness Using Close Packing of Equal Spheres", DesignCon 2015 Proceedings, Santa Clara, CA, 2015
- [10] B.Simonovich, "Practical Model of Conductor Surface Roughness Using Cubic Close-packing of Equal Spheres", EDICon 2016, Boston
- [11] Wild River Technology LLC 8311 SW Charlotte Drive Beaverton, OR 97007. URL: http://wildrivertech.com/home/
- [12] Isola Group S.a.r.l., 3100 West Ray Road, Suite 301, Chandler, AZ 85226. URL: http://www.isola-group.com/
- [13] Oak-mitsui 80 First St, Hoosick Falls, NY, 12090. URL: http://www.oakmitsui.com/pages/company/company.asp
- [14] Simberian Inc., 3030 S Torrey Pines Dr. Las Vegas, NV 89146, USA,
- [15] Keysight Advanced Design System (ADS) [computer software], (Version 2016). URL: http://www.keysight.com/en/pc-1297113/advanced-design-system-ads?cc=US&lc=eng.
- [16] W. Beyene, Y.-C. Hahm, J. Ren, D. Secker, D. Mullen, Y. Shlepnev, "Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond", DesignCon2014

55

UBM

- [17] Park Electrochemical Corp. Nelco Digital Electronic Materials
- [18] Quickfield Student, Terra Analysis Ltd., Version 6.2.0.1828 URL: http://www.quickfield.com/index.htm

[19] Anritsu Corporation, Onna, Atsugi-shi, Kanagawa, Japan













Appendix: D_{keff} Due to Roughness Model Derivation





Thank You!







